Abstract-In this paper, a novel technique is proposed to extend the region of zero voltage switching (ZVS) of a dual active bridge (DAB) dc-dc converter using an auxiliary series injection transformer. The series voltage injection by the series transformer helps us to maintain ZVS by controlling the reactive power flow through the main converter of the DAB. A model for the series compensation is developed to compute the phase angle of the series voltage to obtain the optimum efficiency over the entire region of operation. The proposed technique is validated through simulations and the corresponding converter loss reduction is presented. The system is implemented on a high-voltage hardware with 6 kV-270 V DAB using 10-kV SiC MOSFET-based converter in the primary and 1200-V SiC MOSFET on the secondary side of the transformer and the corresponding results are presented. 
I. INTRODUCTION
T HE recent popularity of the solid-state transformer [1] and dc microgrid for integrating distributed generation [2] has triggered research in the high-voltage (HV) high-power isolated dc-dc converters [3] . A dual active bridge (DAB) converter is an isolated, bidirectional, and zero voltage switching (ZVS) highpower density dc-dc converter suitable for such applications [4] , [5] . The new development in wide bandgap device technology has resulted in single-device-based high-voltage blocking and high-frequency (HF) switching characteristics [6] , [7] . A 15-kV SiC insulated gate bipolar transistors (IGBT) developed by CREE Inc., has enabled noncascaded HV converters for higher power levels. The HV blocking on a single device is enabled by SiC properties combined with the punch-through technology. However, the dv/dt above punch-through voltage can be as high as 110 kV/μs [8] . The high dv/dt interacts with module parasitics and HV transformer parasitics causing spikes in current due to the capacitive coupling. This in turn results in increased switching losses [9] , [10] and electromagnetic interference (EMI) related issues such as control malfunction [11] . This can even result in spurious tripping of the HV converter gate-drivers. Slowing down dv/dt using higher gate resistance may not be optimum from efficiency perspective. Additionally, for the 15-kV SiC IGBT, the hard-switching dv/dt above the punch-through level is not easy to control using an active gate resistance [12] . This makes it necessary for the HV side of the DAB to always operate in ZVS. In the ZVS mode, dv/dt is much lower due to the natural commutation through the antiparallel diode [13] . This reduces converter switching loss as well as the EMI [9] .
In the literature, two approaches are found to ensure ZVS at light load, either by changing the switching pattern [14] , or by changing the series impedance of the DAB. The first method does not require any additional hardware and relieves device stress by reducing reactive power caused by any dc voltageratio (G DAB ) deviation, but it reduces the maximum power capability in buck mode. Moreover, it introduces multiple device-switching in the converter half-cycle that is not desirable for HV high-power DAB. In the second approach, a DAB impedance can be changed either by controlling switchingfrequency f sw with load [15] , [16] or by employing a variable inductor. Increasing DAB switching-frequency does not help much as the switching losses increase proportionally and it is ineffective against the voltage-ratio deviation. The variable inductance can be in form of a saturable inductor [17] or can be changed in discreet steps. The former method shapes current near zero crossing using a saturable reactor. The DAB inductance is nonlinear and it becomes effectively higher near zero crossing. This effectively increases light-load DAB-angle φ. In discreet method, such as a DAB employing a complex transformer with dual leakage design [18] , transformer leakage inductance is increased at light load so that the DAB-angle φ increases. This approach has little flexibility in controls and requires additional relays and complex overrated transformer. Another method of voltage-ratio compensation can be a DAB transformer with taps that are adjusted based on input to output voltage ratio. But tap changing control is discontinuous with limited number of taps and it also needs other accessories.
The method proposed in this paper virtually changes the tap setting besides injecting desired Q c into DAB coupling [19] . The topology is shown in Fig. 1 . The hardware addition is a fractional rating series-transformer fed with an additional half/full bridge based on fractional current-rating switches at low voltage (LV). The previous approaches [14] - [18] look simpler since additional magnetics can be integrated in the main transformer T r 1 design. However, on an HV converter, parasitics caused ringing, deadtime and any duty ratio less than 50%, need certain lagging current for ZVS [9] , [20] . Thus, they narrow down ZVS range available even if the G DAB /N DAB is 1.0. Thus, series compensation is useful as it can control power factor (pf) and ac voltage ratio of the main converters independently. This paper also proposes an optimum look-up table (LUT) of series-compensation angle θ c and duty ratio d c . The series compensation adds two-dimensional (2-D) series voltage components that provide more flexibility than a tap-changing DAB. The first component can maintain the converter ac voltage ratio even with a deviated dc voltage ratio (G DAB ). The second component can widen/narrow-down effective virtual-φ (φ ) as per requirement. It can maintain ZVS even with significant error in sensing dc G DAB and with significant deadtime at light load. The two components can be set such that the current vector is placed in the middle of main converter voltages even under voltage-ratio deviation. This setting is termed as matched power factor (MPF) mode. It ascertains ZVS throughout but not necessarily results in optimum efficiency. The light-load DAB operation at deviated voltage-ratio causes poor efficiency. The main converter pf can be reduced for ZVS by injecting desired reactive power from series converter. Optimum series compensation can help restore the light-load efficiency. It can reduce DAB current (RMS, peak) toward higher loads and deviated voltage ratio. Thus, it maintains not only ZVS but also reduces the turn-off and conduction losses. The series transformer T r 2 adds core loss when turned ON, but the overall loss is still smaller for a typical high-power HV DAB.
The motivation for the ZVS in an HV converter of the HV DAB is presented in Section II along with generalized ZVS criteria. The structure and operation of LV side seriescompensated DAB are presented with simulation in Section III. Section IV presents a sinusoidal approximated simple model of the series addition and its numerical expression for MPF optimum utilization. A general specification for the series components is also presented. Section V presents the efficiency curves for different series compensation control modes. With the detailed loss data for different V-I characteristics available for the 15 -kV IGBTs using the double-pulse (DP) test, an LUT of turn-on and turn-off losses is constructed. This is used for MATLAB-piecewise linear electrical circuit simulation (PLECS) simulation to predict converter switching and conduction losses quantitatively at 6 kV. The simulation helps to understand the series compensation effects on the system efficiency. For this, the HV DAB hardware parameters are considered in the simulation. The optimum 2-D LUT is presented based on the optimum curve. Section VI presents the HV experimental validation of the series-compensated DAB for 6 kV-270 V operation followed by the conclusion in Section VII.
II. ZVS CONSIDERATIONS OF AN HV DAB

A. Motivation for ZVS in an HV Converter
The 15-kV SiC IGBT and 10-kV SiC MOSFET modules discussed here are recently developed to build HV-HF converters [6] , [7] . The hard-switching DP test results of the 15-kV/40-A SiC IGBT module are shown in Fig. 2 at 5 kV, 5A, and 175
• C. The DP setup is a half-bridge with its negative grounded and device under test is mounted on the bottom. A very low parasitic single ended HV probe has been used to measure the device voltage. A high bandwidth Pearson current probe is used with a special busbar arrangement to measure device current. The detailed characterization is provided in [8] . Switching waveforms show two distinct slopes above and below the punch-through voltage. The gate resistances are selected to limit the dv/dt in the working range where the gate-drive works satisfactorily in the designed system [11] . The turn-on gate resistance is 33 Ω for maximum turn-on dv/dt of 30 kV/μs and the turn-off gate resistance is 10Ω resulting in maximum turn-off dv/dt of 12.5 kV/μs. The switching energy losses with the selected gate resistance are 9.4 and 19mJ at turn-on and turn-off transients, respectively. The deadtime is selected as 3.4 μs considering the switching delay and the ZVS criteria that deadtime has to be greater than module parasitic discharge time during freewheeling through its antiparallel diode [9] . A three-level (3-L) neutral-point-clamping (NPC) converter pole built with these modules which makes the HV side of presented DAB converter is tested in DAB mode switching with resistive load. As shown in Fig. 3 , it generates turn-on spikes in current. In this NPC converter, the device waveforms are difficult to measure as neither single-ended voltage probe can be used due to grounding issue nor the Pearson current probe can be inserted in the compact busbar of the NPC converter. If the differential HV probe is used across a device in the NPC converter, it would cause the loading effect due to its parasitics. Therefore, only pole V-I waveforms are captured for all the NPC converter and DAB results at high voltage. The ZVS determination is indirectly done based on smooth smaller dv/dt and lagging pole current. The current spike shown in Fig. 3 , when expanded around the turn-on duration for the calculation of power loss, results in about 1.6mJ energy loss value after integrating the power loss with respect to time area. It is higher than what would have been in the absence of module parasitics. It occurs due to module capacitance and load capacitance charging, since at this dv/dt, the parasitics are significant. Therefore, higher dv/dt will lead to higher energy loss and EMI due to the current spike. The oscilloscope used for the entire tests is a Tektronix TDS series 500 MHz scope. There is 10-MHz sampling limitation in the measurement due to data length; thus, the energy-loss calculation is approximate but it should not result in more than 5% error. This result supports the claim that a DAB HV converter should operate in ZVS for better efficiency and less EMI generation [9] .
B. DAB ZVS Condition
The DAB turn-on ZVS condition holds as long as the DAB current zero-crossing lags the HV voltage zero crossing but leads the secondary voltage zero crossing. Fig. 4 shows the general DAB ZVS condition with normalized secondary voltage. For a DAB, if there is a deviation in normalized dc voltage-ratio (G DAB /N DAB ) beyond cos(φ) or 1/ cos(φ) per unit (p.u.) from the nominal turns-ratio (1 p.u.), the ZVS is lost for load angles smaller than φ [5] . For the boost mode when p.u. output voltage is higher, primary converter loses ZVS and vice versa. The DAB operating φ reduces with load. This also reduces the DAB ZVS range [5] . For deviated voltage-ratio conditions, DAB PWM control helps us to maintain ZVS until certain light load by adjusting primary and secondary converter duty ratios in relation to the G DAB [22] . But the reduced duty ratios themselves limit ZVS range since the current zero crossing must lag by a margin defined by duty ratio from primary switch turn-on instant [9] . There is also current ringing in an HV converter caused by applied step-voltage's interaction with HV transformer parasitics characterized in [21] . The current ringing also reduces ZVS range [9] . The quasi-square HV pole voltage moderates the current ringing in a single-phase DAB [9] . Thus, the ZVS limiting factors are G DAB /N DAB deviation, light load, smaller duty ratio, deadtime, and current ringing. A small rated-load L DAB or smaller φ DAB design suffers not only of poor controllability but also of narrow ZVS range. The opposite design suffers from lower P/Q ratio or higher DAB reactive power, which is responsible for higher current and conduction losses [9] . For optimum HV DAB, it is desirable to maintain a sufficiently small positive virtual DAB-angle φ using series compensation for expected load and G DAB /N DAB variation. This is equivalent to manipulating L DAB .
III. SERIES-COMPENSATED DAB TOPOLOGY
A. Circuit Configuration
The single-phase DAB is popular over three-phase DAB due to its simplicity of the power topology and control. However, it has the disadvantages of relatively higher dc capacitor size, higher peak current, and flux in the transformer [4] , [23] . From device reliability perspective of an HV dc-dc system, simpler topology like dual active half bridge (DAHB) with fewer switches while still providing flexible operation should be selected [24] . Fig. 1 shows the DAHB topology in which a 3-L half-bridge leg based on 15-kV SiC IGBT is connected to the HV side of a 10 kHz main transformer. A two-level (2-L) H-bridge based on 1200-V SiC MOSFETcharacterized in [25] is connected to LV side. The HV series-compensated DAB simulation and hardware parameters are shown in Table I . The DAB can be operated in 60
• zero clamping mode to eliminate third harmonic voltage across transformer windings in addition to the reduction in applied step voltage. This makes single-phase DAB current resemble to that of three-phase DAB waveforms but at the cost of reduced maximum power capability. Compared to square waveforms, it offers smaller peak flux for same fundamental voltage. Thus, it saves transformer size for a given real power but at the cost of reduction of ZVS range for outer HV devices (s 1 , s 4 ) in DAHB and nonutilization of switching devices to the full capacity. The two inner devices (s 2 , s 3 ) at HV operate in fully soft-switched mode as ZVS range expands for inner switches. This is due to the fact that inner devices have complementary gate signals respective to the outer devices (s 4 , s 1 ) [9] . As shown in Fig. 1 , for the series circuit, an additional LV H-bridge feeds primary of an auxiliary series transformer. The secondaries of the main and series transformers are connected in series. The series compensation can be added to all DAB topologies including the most popular DAB based on Hbridges. The series transformer is excited from LV to avoid extra HV devices. The secondary of the series transformer can be connected in series with either primary or secondary of the main transformer. If connected on primary, HV isolation is also required on series transformer. Thus, it is preferred to be connected on the LV secondary. The simulations show that both the topologies can obtain similar ZVS performance.
B. Operating Principle
In HV DAB simulation and hardware, the main converters are operated with 41% duty ratios to apply a three-phase equivalent waveform on the HV-HF transformer [24] . For this, the primary 3-L NPC converter s 1 and s 4 devices are fed with 41% duty square pulse, while s 2 and s 3 devices receive complementary of s 4 and s 1 pulses, respectively. This results in primary pole voltage shape as V p in Fig. 5(a) . The secondary 2-L H-bridge legs are operated with 150
• mutual phase shift and with pure square wave. This generates voltage shape as V s in Fig. 5(a) . The phase shift φ between primary voltage V p and secondary converter resultant voltage V r is controlled in closed loop such as to control active power flow such that output dc voltage remains equal to control reference. The series converter operates with square wave or 50% duty ratio for maximum impact. The series voltage V c phase is controlled with respect to the LV converter voltage V s in open loop. This determines the resultant V r that interacts with V p for DAB operation. Thus, the DAB reactive power flow can be changed using the series converter phase and duty ratio while still flowing the active power in closed loop. The two loading conditions of the output dc bus are simulated without and with series compensation for optimum leading and lagging phase angles, respectively. These angles are taken from the optimum efficiency curve explained later.
1) Light Load Operation: Fig. 5(a) shows light-load simulation without series compensation under 15% smaller input voltage. This simulation is completed by turning both the top switches of the series H-bridge legs so that it adds zero voltage with V s . This mode is same as normal DAB operation ignoring small voltage drop in the series circuit. It can be noticed that HV converter ZVS is lost, resulting in increased switching loss. There is also additional conduction loss due to increased reactive power. Fig. 5(b) shows the simulation with optimum lead series compensation which maintains ZVS. It also brings down conduction loss but adds series transformer core loss. It has nearly 90
• leading phase of V c . For lead series compensation, the resultant secondary voltage V r leads secondary converter V s . Since V r phase difference with primary vector V p remains approximately same at the given unchanged load, φ is widened. This shows that DAB converters now operate in ZVS, even at a small operating φ at light load with deviated voltage ratio. For comparing the losses in the two modes, copper and core losses of transformers are considered together with conduction and switching losses of all 12 switches.
2) Full Load Operation: Fig. 6 (a) shows full-load simulation without series compensation under 15% larger input voltage. It yields more conduction loss due to higher reactive power and larger turn-off IGBT switching losses. Fig. 6(b) shows the simulation with optimum lag series compensation. It helps us to improve the current shape, reduce the magnitude, and also reduce the reactive power flow. Thus, it helps to reduce the turn-off and conduction losses. It has nearly 90
• lagging phase of V c . For the lag series compensation, V r lags V s . Since V r phase with respect to V p remains approximately the same at the given unchanged load, DAB converters can operate at a relatively smaller virtual φ even at full load, resulting in smaller turn-off losses. It also decreases reactive power and conduction losses in the DAB. If series compensation is controlled with the loading of DAB such that the HV converter maintains a small lagging pf, the ZVS can be ensured throughout.
IV. SERIES-COMPENSATED DAB CONTROL
A. Modeling of DAB With Auxiliary Series Winding
The DAB operates with square/quasi-square voltages that can be approximated as sinusoidal for a simple series-compensation model. The aim of this simple mathematical model is to calculate the zero crossing or the fundamental vector angles in the presence of series compensation. This helps in ZVS determination and thus the simplification is reasonable. Fig. 7 shows sinusoidal approximation vector diagram of the DAB with series compensation. The symbol notations used in the vector diagram are shown in nomenclature section. The series-compensation phase θ c can vary from 0
• to 360
• . The k c is defined as depth of compensation and it is the ratio of V c magnitude to the original V s magnitude. For a given fixed load, V r remains at approximately constant φ with V p , if k c is a small fraction. Expression (1) shows V r magnitude of the DAB. The φ of V r for a given fixed load, real power is given in (2). The primary pf angle α assuming purely reactive DAB series-inductance is given in (3). The phase γ of V s with respect to V r is shown in (4) . The angle between V s and V p , φ is shown in (5) . From this last relation, the series compensation in quadrature phase (θ c = 90
• ) is equivalent to manipulating the virtual DAB reactance 
B. Specification of Series Components for the DAB
The main transformer turn-ratio is selected in the ratio of rated V p and V s voltages. The series transformer turn-ratio is selected according to the k c required. Higher k c may result in better ZVS range but increases size, weight, and cost of the system. An optimization between series component's rating, cost, efficiency, and performance is needed. The k c is selected based on the minimum φ that needs to be maintained for near zero load or the maximum voltage-ratio deviation expected. A 20% k c is selected for implementation as it can create virtual φ = tan −1 1/5 = 11.3
• at zero load. This φ is sufficient to account for the ZVS margins needed for both the main converters. The rated load DAB φ is 40
• which is selected based on reactive power considerations [9] . The series transformer secondary carries the same current as the main transformer secondary but has lower voltage rating. The series transformer primary has same voltage rating as the main transformer secondary but lower current rating as determined by the k c . The series transformer real-power rating is also a k c -factor of main transformer rating. The LV series transformer switches have LV voltage rating but a k c -factor current rating. The series transformer core loss and its winding resistance should not be high for an effective operation. For a high-power HV DAB, this fractional rating series transformer can recover the cost in a short time given the flexibility it provides.
C. MPF Look-Up Table
The LV converter feeding the series transformer draws a small portion of DAB current and the switches have either small turnon or turn-off losses only. The DAB ZVS can be maintained with this extra circuit without deregulating the output voltage in proportion to the input voltage. Additionally, the input-to-output voltage ratio can be sensed and used to calculate an optimum series-compensation angle for maintaining ZVS dynamically. The series converter can be operated with different d c and θ c under different loading conditions. It can also be short circuited to emulate original DAB circuit or to cut-off core losses when the series compensation is undesirable. The controlled d c helps to inject controlled V c required for particular loading condition. The d c and θ c for a given load are selected from an LUT. The LUT is designed based on the following criteria:
1) The higher load pf is minimum for both the main converters while keeping a defined minimum lagging current phase from primary with controlled lag series compensation.
2) The HV converter based on SiC IGBT/MOSFET has higher turn-on losses and EMI issues, and thus asks for a minimum lagging current phase. 3) The defined minimum lagging phase current is maintained at lighter load with lead series compensation since the φ needs to be expanded for both the main converters to be in ZVS. Fig. 8 shows plot of vector-diagram angles with the seriescompensation angle θ c under different loads. The current phase α is highly sensitive to the θ c at lighter loads. The generalized ideal condition for ZVS is that current vector should be in the middle of main converter voltage vectors as
To meet this condition, an LUT of θ c and d c as function of loading can be constructed known as MPF LUT. As shown in Fig. 8 , there are two opposite polarity solutions for θ c under all loading conditions of which one is suitable. The 20% k c is roughly equivalent to ±30% of DAB angle 40
• with the φ it can create. The full load cannot be considered immediately at 30% load as the negative Q c would make φ = 0
• . Therefore, the light load is considered below 40%. For less than 40% load, leading polarity is taken and for more than 40% loading, lagging polarity is taken since it minimizes the reactive power flow. The light-load DAB series compensation requirement is reduced near nominal voltage ratio (G DAB ). This is because the component required for voltage equalizing is zero and the maximum φ created is more than sufficient. Thus, V c can be reduced using series d c control to cut-off additional series transformer core loss. Since G DAB affects the DAB ZVS behavior, G DAB is taken into calculation of the optimum LUT, which becomes 2-D. The d c of series-compensation voltage can be varied to achieve different k c as function of pu loading and G DAB /N DAB of the DAB. It helps not to add conduction and series transformer core loss in the DAB at light-load and nominal voltage ratio.
V. OPTIMUM APPLICATION OF SERIES-COMPENSATED DAB FOR HV APPLICATION
For a typical series-compensation added HV DAB system, MPF is a generalized optimum condition from ZVS perspective. But the optimum efficiency curve is dependent on specific module characteristics and parameters. For this calculation, a simulation study is presented with the real switching data of 15-kV SiC IGBT [8] and 1200-V SiC MOSFET [25] modules [26] . The simulation parameters are shown in Table I . The DAB is simulated over ±15% dc G DAB deviation for the following series-compensation control modes: 1) without compensation; 2) 90 • lead; 3) MPF; 4) optimum; and 5) 90
• lag compensation. For these simulations, the G DAB is varied by keeping the output voltage at 270 V and varying the input voltage in ±15% range. Fig. 9 shows light-load comparison curves of efficiency and corresponding total switching loss in the HV converter on different voltage ratios. It can be seen that series compensation is not efficient near nominal G DAB (G DAB /N DAB = 1). The light-load efficiency drops due to additional series transformer core loss. Also the increased conduction losses due to injected Q c pulls it further down. Below certain lower input dc, ZVS is lost which results in EMI and higher magnitude turn-on loss in IGBTs. The MPF proves very effective in this mode. For certain higher input dc also, MPF is optimum. Fig. 10 shows full-load comparison curves of efficiency and corresponding total switching loss in the HV converter on different voltage ratios. For lower input dc case, the MPF method tries to reduce V r . In this process, it increases the DAB φ and reactive power to support the same real power. Thus, it results in lower efficiency in this range. As shown in Fig. 10(b) , the fixed 90
• lag phase series-compensation results in relatively lower total switching loss in the HV converter in this G DAB region. This is because, it does not reduce V r but still reduces φ . The fixed 90
• lead phase series-compensation results in more switching loss as Q c injection is undesired at higher load. For higher input dc, the MPF is effective due to the reduction in reactive power, conduction loss, and turn-off loss. The optimum LUT has been derived based on simulation trajectories for efficiency under different modes, as shown in Figs. 9 and 10. Fig. 11 shows the d c variation and the corresponding optimum θ c as function of loading and G DAB /N DAB . The V c must be used to the maximum when correcting pf at higher load. While it should be limited by d c control near nominal G DAB toward light-load. This produces smaller distortion in the DAB current and smaller conduction losses. The d c reduction also limits the series transformer core loss. Thus, it depends on the G DAB /N DAB as well as the loading. As shown in Fig. 11(a) , the V c is 10% and 20%, respectively, at G DAB deviation of 5% and 10% using d c in light-load region. The MPF is followed below 40% loading but using V c also as a variable. Above 40% loading, the θ c is kept at 90
• lag for G DAB /N DAB less than 1.0. This is because matching pf reduces V r and decreases the maximum power capability. The current vector need not be in the middle of voltage vectors at wider φ . For G DAB /N DAB more than 1.0, MPF is followed. Fig. 11(b) shows the recommended θ c for using the series converter as function of d c , loading, and G DAB /N DAB . It results in series-compensation vector addition such that ZVS occurs with maximum efficiency for the DAB converter. It follows the optimum curves in Figs. 9 and 10 . 
VI. EXPERIMENTAL VALIDATION
A. LV Prototype Experiments Results
Prior to implementation of the HV DAB, an LV DAB setup shown in Fig. 12 has been tested for series-compensation technique. The results match to the simulation and have been presented in [19] . Fig. 12 shows 1:1 10-kW main transformer and series 5:1 2-kW transformer built by Payton Inc., low parasitic powder-iron toroid inductor and the H-bridge converters supplying the DAB, as shown in the schematic in Fig. 1. Figs. 13  and 14 show the LV experimental results for 90
• lag and lead compensation, respectively, at 200 -100 V, 400-W DAB operation. Fig. 15 shows the same condition LV experimental result for 180
• compensation. As expected, the DAB φ is controlled without change in the real power flow which here depends on the φ . Thus, the ZVS range is extended even toward light load. The series transformer primary carries the same current flowing in the primary of the main transformer but the voltage rating is 20% taken here. The series transformer is rated at 20% power rating of the main transformer. The series transformer carries reactive power mainly when in ±90
• compensation mode. The secondary of the series transformer is rated for the same voltage as the secondary of the main transformer, but it carries smaller current.
B. HV Side 15-kV SiC IGBT-Based DAB Results
The HV converter hardware are initially built using 15-kV SiC IGBTs as HV devices for 3kV-150V, 10-kHz DAB tests. The NPC pole thermal design is explained in [27] . The open and closed photographs of the copack module with 20-kV SiC JBS antiparallel diode are shown in Fig. 16(a) . This package is used to house both of the abovementioned HV devices. The 15-kV SiC IGBT modules are replaced with 10-kV SiC MOSFETs for 6-kV DAB tests due to unavailability during 6-kV experiments. Fig. 16 shows the 6kV-270-V, 10-kHz HV DAB hardware setup for series-compensation test with parameters shown in Table I . It uses the transformer-less intelligent power substation (TIPS) HV-HF transformer shown in Fig. 16(b) rated at 35 kW [21] , [28] . A 4-kW rated series transformer shown in Fig. 16(e) is used for the compensation. The TIPS external inductor shown in Fig. 16(f) is also included in the setup as the leakage inductance of the combined transformers is still small. The main transformer primary is fed with 3-L pole shown in Fig. 16(c) and main transformer secondary is fed with 1200-V/100-A SiC MOSFET half-bridge module-based 2-L Hbridges, as shown in Fig. 16(d) . The series transformer is fed by another 2-L H-bridge connected on the same LV dc bus. This experiment validates the basic working of series compensation for DAB at a load of 4 kW. A voltage feedback control maintains the output LV dc at 270V, which feeds a fixed 22-Ω load resistance. The series converter phase θ c is varied using an open-loop command. The V p , V r , V s , and I p signals are probed under different series-compensation θ c . Fig. 17 shows the experimental results without and with 110
• lead series compensation, respectively. The no series-compensation mode is equivalent to the conventional DAB operation. As in Fig. 17(a) , the DAB seems to operate in buck mode and the loading is not enough that ZVS could happen. There is ringing in the current that causes uncertainty in ZVS. The difference from the LV experiments are these HV-HF transformer parasitics effect that become significant due to the interaction between higher step-voltage, higher dv/dt, and parasitics. Both conditions cumulatively cause non-ZVS operation and higher dv/dt appears. In Fig. 17(b) , the series compensation is at 110
• lead and the DAB is in ZVS. The dv/dt during switching is low. This effect is created by the two components of the series-compensation voltage vector.
C. HV Side 10-kV SiC mosfet-Based DAB Results
The target application for the ZVS using series compensation is 15-kV IGBT-based high-power DAB and therefore all the analysis is presented in this paper using IGBT switching data. The 15-kV IGBTs are exclusively for TIPS project [26] and therefore for 6-kV series DAB experiments 10-kV SiC MOSFETs are used in an extra NPC converter setup. The gate resistances for the two devices are selected such that maximum hard-switching dv/dt is around 30-kV/μs for the two devices [29] , [30] and hence, it did not affect much in the results. But the device parasitic capacitances are different and therefore IGBT turn-off dv/dt is higher specially above punch-through level [8] . The purpose of DAB test is to validate the series operation and effect on ZVS turn-on. Fig. 18 shows 6-kV-270-V 10-kHz DAB • lead series compensation, respectively. The DAB voltage ratio is near nominal in Fig. 18 (a) but due to ringing in the current, there is non-ZVS operation. As a result, the dv/dt during turn-on is high and the DAB is less efficient. With series compensation at 90
• lead, as shown in Fig. 18(b) , there is an improvement in the dv/dt but not sufficient to create full ZVS. This is attributed to the duty ratio less than 50% and the ringing. Fig. 19 shows the 0
• and 180
• phase addition that is equivalent to tap-change. As implied from Fig. 19(a) , 0
• series compensation pulls voltage ratio (G DAB ) down and the HV converter is out of ZVS. It is reflected in the dv/dt and current ringing. In Fig. 19(b) , the 180
• phase causes opposite tap-change and pushes G DAB up such that HV converter is in ZVS but LV converter nearly loses ZVS. But due to p.u. distribution of the series inductance and dv/dt, only the hard-switching HV converter generates ringing in transformer current and EMI. Thus, the HV converter ZVS must be met but without overincreasing conduction losses. Fig. 20 shows the result for 90
• lag series compensation. As expected, the HV converter is more into non-ZVS. This mode has to be applied at higher load and duty ratio near 50%. This mode reduces reactive power and the conduction losses also the DAB current becomes smooth but it is not desirable at light load. Fig. 21 shows the expanded view of the HV pole waveforms from 6kV results for comparison. It can be noticed from positive current during bottom switch s 4 turn-on and corresponding lower maximum dv/dt of 6kV/μs in V p for 180
• series compensation that full ZVS occurs compared with the other modes where partial or non-ZVS occurs with steeper dv/dt of 30 kV/μs. If lagging pole current is able to discharge the turning-on device parasitics through antiparallel diode before the deadtime ends, the turn-on is soft or ZVS. Compared to the hard-switching cases as in Fig. 3 resulting in positive energy loss during turn-on, the switch V − I energy is negative for 180
• series compensation. This implies that energy is not lost but stored in the parasitics coming out of the DAB series inductance and regenerated in next switching. If the turn-off current is high, the off dv/dt slope also becomes as high as 6 kV/μs, but still much lower than the hard turn-on 30 kV/μs. Ideally the DAB 3-L HV pole device ON/OFF current should be such that both dv/dt slopes are low and the deadtime is designed accordingly. Table II shows DAB system excluding the HV converter losses. The associated HV pole dv/dt during turn-on and off are also shown. The HV DAB input dc current being very small at this HV, it is difficult to measure the DAB total input power. This makes the HV NPC converter power-loss measurement difficult. Estimating the HV converter losses accurately by using the exact device parasitic model in PLECS simulation is beyond the scope of this paper. As discussed earlier, the load remains the same as 3.31kW for all cases. As expected, voltage-ratio correction with 0 • Comp, results in highest efficiency at this load even with additional series component associated losses due to reduction of reactive power flow. The 180
• Comp ensures HV ZVS but it draws extra reactive power and therefore results in poor efficiency calculated excluding HV converter losses. It can also be noticed from Fig. 21 that 90 • lead mode increases soft-switching parasitic discharging level toward zero without decreasing efficiency much compared to No Comp and 90
• lag modes. At higher voltage and higher main converter duty ratios, the benefits of this mode can be expected to be more visible. With series compensation, the DAB main converter voltage angle can be controlled without affecting real power. These experiments support the claim that the ZVS mode can be extended toward light load under unregulated voltage ratio.
VII. CONCLUSION
The SiC IGBT or MOSFET-based DAB HV converter results show the need to maintain ZVS to avoid high EMI and switching loss. In the analysis and experiments, the series compensated is found to be effective for extending the ZVS range of the DAB resulting in higher efficiency against voltage deviation. The series voltage is added on the LV side of the isolated dc-dc converter in order to minimize the isolation rating required of the series transformer. The series transformer is fed from LV secondary to avoid extra HV switches. The series compensation provides extra 10
• virtual DAB-angle, therefore, MPF is followed up to 16
• (40% loading). It is possible to optimize series compensation at higher loading also but only for buck-mode (high input) so that the maximum power does not reduce. The series duty is reduced when dc voltages are matched and the load angle is smaller than 15
• . This saves the undesirable series transformer core loss at the rated light-load condition and thus improves efficiency. Depending on the DAB systems, this technique proves very effective without much addition to the size, weight, or cost. His area of research interests include medium-voltage electric drives, polyphase induction motor drive, solid-state transformer, power electronics application in power system, design of high-efficient power converters using upcoming SiC power switches, DSP-and FPGA-based controller design for power electronics application.
